

IN THE SPECIFICATION

On page 2 at line 1, before the heading "BACKGROUND OF THE INVENTION" please insert the following:

A1

This application is a divisional of prior application serial no. 08/159,461 filed on November 30, 1993.

IN THE CLAIMS

Please cancel claims 1-16, 24 and 26-45 without prejudice. Please amend the remaining claims as follows, substituting any amended claim(s) for the corresponding pending claim(s):

- sub 17. (amended) A method of fabricating a portion of a semiconductor device comprising:
- 2 forming a gate structure on a substrate by:
- 3 depositing an insulating oxide layer on the substrate;
- 4 depositing a nitride layer on the oxide layer; and
- 5 depositing a polysilicon layer on the nitride layer; and
- 6 reoxidizing the gate structure to form a layer of oxide over the gate structure.

18. (amended) The method of claim 17, wherein the depositing step includes depositing the nitride layer on the insulating oxide layer to a thickness from about 10 Å to about 50 Å.

19. (unchanged) The method of claim 17, wherein the reoxidizing step includes reoxidizing the gate structure to form an oxide layer from about 25 Å to about 500 Å thick.

20. (amended) The method of claim 17, further comprising:

patterning the gate structure by selectively etching away portions of the insulating oxide, nitride and polysilicon layers to expose a portion of the substrate and form a peripheral edge around the gate structure; and exposing the substrate to an oxidizing ambient during reoxidation to oxidize the exposed portion of the substrate.

21. (amended) The method of claim 20, wherein the reoxidation causes an uplift in a peripheral portion of the nitride layer.

22. (amended) The method of claim 20, wherein the reoxidation causes an indentation in the substrate near the peripheral edge of the gate structure.

1 ^{A3}
cont'd 23. (amended) The method of claim 17, further comprising:

2 prior to the reoxidizing step, forming source and drain regions in the substrate.

1 25. (amended) A method for fabricating a portion of a semiconductor device, comprising:

2 ^{A4} forming an oxide gate layer on a surface of a substrate;

3 forming a nitride layer on the oxide gate layer by depositing the nitride layer on the oxide

4 gate layer;

5 forming a polysilicon layer on the nitride layer;

6 patterning the polysilicon and nitride layers to form a gate structure; and

7 reoxidizing the gate structure to form a layer of oxide over the gate structure and on sidewalls

8 of the gate structure.

46. (unchanged) An integrated circuit device comprising:

a substrate;

a gate structure, wherein the gate structure includes:

a gate oxide layer on the substrate,

a nitride layer on the gate oxide layer, and

a polysilicon layer over the nitride layer;

a channel region under the gate structure; and

source/drain regions in the substrate adjacent the channel region.

47. (unchanged) The integrated circuit device of claim 46, wherein the nitride layer is from about 10 Å to about 50 Å thick.

48. (unchanged) The integrated circuit device of claim 46, wherein the nitride layer is deposited over said gate oxide layer.

49. (unchanged) The integrated circuit device of claim 46, wherein the nitride layer is formed by nitrogen implantation to form an implanted area and by annealing of the implanted area.

1 50. (amended) The integrated circuit device of claim 46, wherein the gate structure has a peripheral
2 edge and further including an uplift in portions of the nitride layer proximate the peripheral edge of
3 the gate structure, the uplift caused by reoxidation of the gate structure, wherein asperities are absent
4 from the polysilicon layer.

1 51. (amended) The integrated circuit device of claim 46, wherein the substrate has a surface and
2 further including an indentation in the surface of the substrate located proximate to the peripheral
3 edge of the gate structure, the indentation resulting from reoxidation of the gate structure.

1 52. (amended) The integrated circuit device of claim 46 further wherein the gate structure includes
2 sidewall spacers located on each edge of the gate structure and lightly doped drain regions in the
3 substrate below the sidewalls spacers.

1 53. (unchanged) The integrated circuit device of claim 46, wherein the substrate is a p-type substrate
2 and wherein the source/drain regions are formed by implanting n-type impurities in the p-type
3 substrate.

1 54. (unchanged) The integrated circuit device of claim 53, wherein the source/drain regions are
2 implanted prior to reoxidation.

- 1 55. (unchanged) The integrated circuit device of claim 53, wherein the source/drain regions are
2 implanted after oxidation.

Please add the following new claims:

- 1 --56. (newly added) The integrated circuit device of claim 46, wherein the channel region has a
2 length not greater than $0.8\text{ }\mu\text{m}$.

- 1 57. (newly added) The integrated circuit device of claim 46, wherein the gate oxide layer is not
2 greater than $200\text{ }\text{\AA}$ thick.

- 1 58. (newly added) The method of claim 23, wherein a channel region beneath the gate structure
2 between the source/drain regions has a length not greater than $0.8\text{ }\mu\text{m}$.

- 1 59. (newly added) The method of claim 25, further comprising:
2 forming the oxide gate layer to a thickness not greater than $200\text{ }\text{\AA}$.--